論文使用權限 Thesis access permission:校內立即公開,校外一年後公開 off campus withheld
開放時間 Available:
校內 Campus: 已公開 available
校外 Off-campus: 已公開 available
論文名稱 Title |
無線通訊影像拒絕降頻器與可變增益放大器之射頻積體電路設計
Radio-Frequency Integrated-Circuit Design of Image-Reject Downconverter and Variable-Gain Amplifier for Wireless Communications |
||
系所名稱 Department |
|||
畢業學年期 Year, semester |
語文別 Language |
||
學位類別 Degree |
頁數 Number of pages |
46 |
|
研究生 Author |
|||
指導教授 Advisor |
|||
召集委員 Convenor |
|||
口試委員 Advisory Committee |
|||
口試日期 Date of Exam |
2002-07-18 |
繳交日期 Date of Submission |
2002-07-24 |
關鍵字 Keywords |
影像拒絕降頻器、可變增益放大器、射頻積體電路 Image Reject Downconverter, RFIC, Variable Gain Amplifier |
||
統計 Statistics |
本論文已被瀏覽 5801 次,被下載 8690 次 The thesis/dissertation has been browsed 5801 times, has been downloaded 8690 times. |
中文摘要 |
本論文以台積電0.25 1P5M CMOS 製程設計一應用於2.4GHz頻段之無線區域網路影像拒絕降頻器,其優點為整合了一主動式濾波器,除了能濾除影像頻率外,亦可以降低電路中因元件寄生電容使雜訊指數惡化的效應。另以台積電 0.35 1P4M CMOS製程來設計差動電感電容式壓控振盪器,其具有低相位雜訊及較大可調振盪頻率範圍等優點。最後以美國GCS公司之 GaAs HBT製程設計一應用於PCS頻段可變增益放大器,採用訊號加成式可變增益架構,其優點為低雜訊與失真,並可操作於高頻段。本論文將對所設計晶片量測結果與模擬間的差距做深入討論,以作為將來設計時的依據。 |
Abstract |
This thesis presents a 2.4GHz image-reject downconverter fabricated in TSMC 0.25 1P5M CMOS process. The integrated active filter can not only filter out the image signal, but also reduce noise figure degraded by parasitic capacitance in the circuit. The differential LC oscillator fabricated in TSMC 0.35 1P4M CMOS process has properties of low phase noise and wide frequency turning range. Finally, a variable gain amplifier implemented in GCS GaAs HBT process was designed using signal summing architecture. The architecture is advantageous to reducing noise, distortion and increasing operating frequency. This thesis has studied what cause the difference between measurement and simulation for better performance in the future design. |
目次 Table of Contents |
目錄 I 圖目錄 II 表目錄 V 第一章 緒論 1 第二章 具影像拒絕功能低雜訊放大器與混波器之CMOS RFIC 設計 4 2.1 簡介 4 2.2 設計方法 5 2.2.1 具有影像頻率抑制功能低雜訊放大器設計方法 5 2.2.2 開汲極雙平衡式混波器設計方法 8 2.2.3具影像拒絕功能低雜訊放大器與混波器設計方法 9 2.3 模擬結果 9 2.3.1 影像頻率抑制功能低雜訊放大器模擬結果 9 2.3.2 開汲極混波器模擬結果 12 2.4 量測結果與討論 16 第三章 差動電感電容式壓控振盪器之CMOS RFIC 設計 25 3.1 簡介 25 3.2 設計方法 27 3.3 模擬結果 29 3.4 量測結果與討論 31 第四章 訊號加成式可變增益放大器之HBT MMIC設計 34 4.1 簡介 34 4.2 設計方法 35 4.3 模擬結果 37 4.4 量測結果與討論 39 第五章 結論 44 參考文獻 45 |
參考文獻 References |
參考文獻 [1] B. Razavi, RF Microelectronics, Prentice Hall, 1998. [2] H. Samavati, H. R. Rategh, and T. H. Lee, ”A 5-GHz CMOS Wireless LAN Receiver Front End,” IEEE Journal of Solid- State Circuits, VOL. 35, pp. 765-772, May 2000. [3] P. Andreani, S. Mattisson, “On the use of MOS Varactors in RF VCO’s,” IEEE Journal of Solid- State Circuits, VOL. 35, pp. 905-910, Jan 2000. [4] B. D. Muer, M. Borremans, M. Steyaert, and G. L. Puma, “A 2GHz Low Phase Noise Integrated LC-VCO Set with Flicker-Noise Upconversion Minimization,” IEEE Journal of Solid-State Circuits, VOL. 35, pp. 1034-1038, Jan 2000 [5] W. M. C. Sansen and R. G. Meyer, “Distortion in bipolar transistor variable-gain amplifiers,” IEEE Journal of Solid-State Circuits, VOL. 8, pp. 275-282, Aug. 1973. [6] B. A. Floyd, J. Mehta, and C. Gamero, “A 900 MHz, 0.8-um CMOS low noise amplifier with 1.2 dB noise figure,” IEEE Custom Integrated Circuits Conference, pp. 661-664, 1999. [7] Y. Wu, C. Shi, M. Ismail, and H. Olsson, “Temperature compensation design for a 2.4GHz CMOS low noise amplifier,” IEEE International Symposium on Circuits and Systems, pp. 323-326, 2000. [8] B. Gilbert, “A precise four-quadrant multiplier with subnanosecond response,” IEEE Journal of Solid-State Circuits, Dec. 1968. [9] S. A. Maas, Microwave Mixers, Dedham, MA: Artech, 1986. [10] C. M. Hung and K. K. O, “A Packaged 1.1GHz CMOS VCO with Phase Noise of –126dBc/Hz at a 600kHz Offset,” IEEE Journal of Solid-State Circuits, VOL. 35, pp.100-103, Jan 2000. [11] A. Hajimiri, T. H. Lee, ”Design Issues in CMOS Differential LC Oscillators,” IEEE Journal of Solid-State Circuits, VOL. 34, pp. 717-724, May 1999. [12] G. S. Sahota, C. J. Persico, “High dynamic range variable-gain amplifier for CDMA wireless applications,” IEEE International Solid-State Circuits Conference, pp. 374-375, 1997. [13] B. Gilbert, “The multi-tanh principle: a tutorial over view,” IEEE Journal of Solid-State Circuits, VOL. 33, pp. 72-17, Jan 1998. [14] H. Shin, D. J. Keum, J. S. Choi, D. Y. Jung, B. H. Park, “High linear variable gain amplifier with programmable temperature compensation for CDMA wireless applications,” IEEE international symposium on circuits and systems, pp. 467-470, 2000. [15] R. G. Meyer and W. D. Mack, “A dc to1GHZ differential monolithic variable gain amplifier,” IEEE Journal of Solid-State Circuits, VOL. 26, pp. 1673-1680, Nov. 1991. [16] S. Otaka, H. Tanimoto, S. Watanabe, and T. Maeda “A 1.9GHz Si Bipolar Variable attenuator for PHS transmitter,” IEEE Journal of Solid -State Circuits, VOL. 32, pp. 1424-1429, Sep. 1997. [17] S. Otaka, G. Takemura, and H. Tanimoto, ”A low power low noise accurate linear in dB variable gain amplifier with 500MHz bandwidth,” IEEE Journal of Solid-State Circuits, VOL. 35, pp. 1942-1948, Dec. 2000. [18] K.W. Kobayashi, K. T. Ip, A. K. Oki, D. K. Umemoto, Shimen Claxton, Matt Pope, and Jerry Wiltz, “GaAs HBT 0.75-5GHz multifunctional microwave analog variable gain amplifier,” IEEE Journal of Solid-State Circuits, VOL. 29, pp. 1257-1261, Oct. 1994. [19] K.W. Kobayashi, D. K. Umemoto, T. R. Block, A. K. Oki, and D. C. Streit, ”A monolithically integrated HEMT-HBT low noise high linearity variable gain amplifier,” IEEE Journal of Solid-State Circuits, VOL. 31, pp. 714-718, May. 1996. |
電子全文 Fulltext |
本電子全文僅授權使用者為學術研究之目的,進行個人非營利性質之檢索、閱讀、列印。請遵守中華民國著作權法之相關規定,切勿任意重製、散佈、改作、轉貼、播送,以免觸法。 論文使用權限 Thesis access permission:校內立即公開,校外一年後公開 off campus withheld 開放時間 Available: 校內 Campus: 已公開 available 校外 Off-campus: 已公開 available |
紙本論文 Printed copies |
紙本論文的公開資訊在102學年度以後相對較為完整。如果需要查詢101學年度以前的紙本論文公開資訊,請聯繫圖資處紙本論文服務櫃台。如有不便之處敬請見諒。 開放時間 available 已公開 available |
QR Code |