本論文共分三個部分。首先會對injection locking與pulling現象做理論分析整理與探討。針對目前已提出理論架構的文獻資料，詳述個別論文所提出的電路模型與公式推導並比較其差異點。第二部分則是injection locking與pulling的實驗與模擬。在實驗上，以自製的hybrid壓控振盪器搭配相關的儀器與元件成功建立出一套量測injection locking與pulling特性的實驗設置，模擬上則參考本實驗室所發展的電路波包模擬技術。實驗數據與模擬結果相較，無論在injection locking的特性曲線變化或injection pulling時的牽引頻譜特徵上，實驗與模擬都具有相當的符合度。論文最後利用台積電0.13μm CMOS製程設計一具有量化雜訊抵銷及降低鎖相迴路非線性效應功能之分數式頻率合成器晶片，並針對此晶片性能作測試與探討。

This thesis is composed of three parts. In the first part, various kinds of theory to account for injection locking and pulling in the available literature are studied and compared. In the second part, this thesis proposes an experimental setup with self-made hybrid VCO and commercially available equipments and components to measure the characteristics of injection locking and pulling. This thesis also performs simulation to verify the measured results. The simulation mainly relies on the circuit envelope technique that has been developed in our laboratory. Comparison between measurement and simulation shows good agreement in the injection-locking characteristic curves and the injection-pulling spectrum characteristics. In the third part, this thesis carries out an RFIC design for a fractional-N frequency synthesizer with special features on quantization-noise cancellation and PLL nonlinearity reduction using TSMC 0.13μm CMOS process.

目錄
目錄 I
圖表目錄 III
第一章 序論 1
1.1 簡介 1
1.2 章節規劃 3
第二章 本地振盪源干擾現象理論分析 4
2.1 相關論文歷史沿革 4
2.2 Adler的小訊號理論分析 5
2.2.1 Adler電路模型及其假設 5
2.2.2 Adler方程式 7
2.2.3 穩定條件與鎖定範圍 9
2.2.4 同頻條件下的相位鎖定程序 10
2.2.5 鎖定範圍之外的現象 11
2.3 現有之理論分析方法比較 13
2.3.1 Mackey的理論分析 13
2.3.2 Paciorek的理論分析 15
2.3.3 Kurokawa的理論分析 17
2.3.4 Razavi的理論分析 17
2.4 Razavi的小訊號理論分析 17
2.4.1 Razavi電路模型及其假設 17
2.4.2 鎖定範圍之外的現象 19
2.4.3 具有鎖相迴路的電路模型 24
第三章 注入鎖定與牽引現象之模擬與模擬與實驗 27
3.1 Injection Locking實驗方法 27
3.1.1 Injection locking實驗設置 27
3.1.2 Injection locking實驗的量測方法 28
3.2 振盪器的injection locking與pulling模擬分析方法 33
3.3 模擬與實驗結果討論 34
3.3.1 雙點壓控振盪器之實作 34
3.3.2 Injection locking實測與模擬結果 37
3.3.3 Injection pulling實測與模擬結果 40
第四章 2.6 GHz分數式頻率合成器CMOS晶片電路設計 43
4.1 相位頻率偵測器 46
4.2 電荷幫浦 48
4.3 直接變數多模數除頻器 50
4.4 多頻帶雙點壓控振盪器 54
4.5 晶片實現電路規格與晶片佈局圖 57
4.6 鎖相迴路晶片之量測 59
第五章 結論 68
參考文獻 69

參考文獻
[1]R. Adler, “A study of locking phenomena in oscillators,” Proc. I.R.E. and Waves and Electrons, vol. 46, pp. 351-357, June 1946.
[2]B. Razavi, “A study of injection locking and pulling in oscillators,” IEEE J. Solid-State Circuits, vol. 39, pp. 1415-1424, Sep. 2004.
[3]R. C. Mackey, “Injection locking of klystron oscillators,” I.R.E. Trans. Microwave Theory and Techniques, vol. 10, pp. 228-235, July 1962.
[4]H. L. Stover, “Theoretical explanation for the out8put spectra of unlocked driven oscillators,” Proc. IEEE Lett., vol. 54, pp. 310-311, Feb. 1966.
[5]Z. Cendes, “First pass system success: ramping to volume – including critical pcb/package effects in RFIC design,” presented at the Ansoft 2007 High Performance HF/SI/PI/EMI/IC Design Workshop, Taiwan, Oct. 2007.
[6]B. Razavi, “Challenges in the design of frequency synthesizers for wireless applications,” in IEEE Custom Integrated Circuits Conf. Dig., 1997, pp. 395-396.
[7]A. E. Sieman, Lasers, CA: University Science Books, 1986.
[8]R. R. Ward, The Living Clocks, New York: Alfred Knopf, 1971.
[9]B. Van der Pol, “Forced oscillations in a circuit with nonlinear resistance,” Phil. Mag., vol. 3, pp. 65-80, Jan. 1927.
[10]K. Kurokawa, “Injection locking in microwave solid-state oscillators,” Proc. IEEE, vol. 61, pp. 1336-1410, Oct. 1973.
[11]A. Mirzaei, M. E. Heidari, and A. A. Abidi, “Analysis of oscillators locked by large injection signals: generalized Adler’s equation and geometrical interpretation,” in Proc. CICC Conf., San Jose, 2006, pp. 24－7－1-24－7－4.
[12]H. R. Rategh and T. H. Lee, “Superharmonic injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 34, pp. 813-821, Sep. 1999.
[13]S. Verma, H. R. Rategh, and T. H. Lee, “A unified model for injection-locked frequency dividers,” IEEE J. Solid-State Circuits, vol. 38, pp. 1015-1027, Sep. 2003.
[14]C. W. Yao and A. N. Willson, “A phase-noise reduction technique for quadrature LC-VCO with phase-to-amplitude noise conversion,” in Proc. ISSCC, San Francisco, 2006, pp. 196-197.
[15]Rofougaran, “A single-chip 900MHz spread-spectrum wireless transceiver in 1-μm CMOS (Part I: architecture and transmitter design),” IEEE J. Solid-State Circuits, vol. 33, pp. 515-534, April 1998.
[16]L. J. Paciorek, “Injection locking of oscillators,” Proc. IEEE, vol. 53, pp. 1723-1727, Nov. 1965.
[17]彭康峻，採用雙點差異積分調制方式之寬頻GFSK調制頻率合成器，國立中山大學電機工程研究所博士論文，2004。
[18]X. Lai and J. Roychowdhury, “Automated oscillator macromodelling techniques for capturing amplitude variations and injection locking,” in Proc. IEEE Computer Aided Design Int. Conf., 2004, pp. 687-694.
[19]X. Lai and J. Roychowdhury, “Analytical equations for predicting injection locking in LC and ring oscillators,” in Proc. CICC Conf., 2005, pp. 461-464.
[20]T. Mei and J. Roychowdhury, “Rigorous analytical/graphical injection locking analysis of two-port negative resistance oscillators,” in Proc. CICC Conf., San Jose , 2006, pp. 741-744.
[21]黃凡修，利用高階除數操作之注入式鎖態振盪器於微波/毫米波訊國立號源應用，國立中央大學電機工程研究所博士論文，2007。
[22]H. L. Stover and R. C. Shaw, “Injection-locked oscillators as amplifiers for angle modulated signals,” in G-MTT Int. Symp. Dig., 1966, pp. 60-66.
[23]X. Wang, N.J. Gomes, “Locking bandwidth equations for electrically and optically injection-locked oscillators,” in Proc. IEE, Optoelectronics and Communications Conf., 2004, pp. 476-481.
[24]Thomas Finateu, Jean-Baptiste Begueret, Yann Deval and Franck Badets, “Injection locked oscillator based RF transmitters,” in Proc. Design and Test of Integrated Systems in Nanoscale Technology Conf., 2006, pp. 6-9.
[25]Thomas Finateu, Jean-Baptiste Begueret, Yann Deval, and Franck Badets, “HiperLAN 5.4 GHz low power CMOS synchronous oscillator,” IEEE Trans. Microwave Theory and Techniques, vol. 49, pp. 1525-1530 , Sep. 2001.
[26]M. Michaelides, “Injection locking of microwave solid-state oscillators,” Proc. IEEE, vol 59, pp. 319-321, Feb. 1971.
[27]J.P. Quine, “Injection Phase-locking characteristics of LSA-mode transferred-electron oscillators,” Proc. IEEE, vol.57, pp. 715-717, April 1969.

[28]Banai and F. Farzaneh, “Output power variations in two mutually coupled microwave oscillators and the effect of non-linear reactance on the locking bandwidth,” in Proc. IEE Microwaves, Antennas and Propagation Lett., vol. 150, pp. 61-66, April 2003.
[29]羅正斌，頻率合成器之分數式架構非線性效應研究與混合訊號IC實現，國立中山大學電機工程研究所碩士論文，2006。
[30]李祥瑋，分數式頻率合成器之量化雜訊抵銷技術與鎖相迴路積體電路實現，國立中山大學電機工程研究所碩士論文，2007。
[31]H. Zarie, O. Shoaei, and S. M. Fakhraie, “A 37-mW fully integrated GMSK modulator for DRRS standard in 0.6-mm digital CMOS process,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, pp. 513-520, July 2002.
[32]T. Kamoto, N. Adachi, and K. Yamashita, “High-speed multi-modulus prescaler IC,” in IEEE Int. Conf. Universal Personal Communications Dig., 1995, pp. 325-328.
[33]Patrik Larsson, “High-speed architecture for a programmable frequency divider and a dual-modulus prescaler,” IEEE J. Solid-State Circuits, vol. 31, pp. 744-748, May 1996.
[34]M. H. Perrott, “Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizer,” Ph.D. dissertation, Dept. Elecrical Eng. Comp. Science. MIT, Cambridge, MA, 1997.
[35]A. Hajimiri and T. H. Lee, “Design issues in CMOS differential LC oscillators,” IEEE J. Solid-State Circuits, pp. 717-724, May 1999.
[36]W. HongMo, A. Hajimiri, and T. H. Lee, ”Comments on design issues in CMOS differential LC oscillators,” IEEE J. Solid-State Circuits, pp. 286-287, Feb. 2000.
[37]J. Lin, M. Jian-Guo, Y. Kiat Seng, and D. Manh Anh, “9.3-10.4-GHz-band cross-coupled complementary oscillator with low phase-noise performance,” IEEE Trans. Microwave Theory and Techniques, pp. 1273-1278, April 2004.